

100




FIG. 1A




FIG. 1B

TECHNICAL ACTIVITY REPORT FOR INT. BREVET OFFICE, 21/10/80
 BREVET OFFICE, 21/10/80
 00800

200801080000

150

105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200




FIG. 2




FIG. 3




FIG. 4

FIG. 5A

0000-222 (A1V) 1000-222 (A1V) 1000-222 (A1V)
 1000-222 (A1V) 1000-222 (A1V) 1000-222 (A1V)
 1000-222 (A1V) 1000-222 (A1V) 1000-222 (A1V)
 1000-222 (A1V) 1000-222 (A1V) 1000-222 (A1V)
 1000-222 (A1V) 1000-222 (A1V) 1000-222 (A1V)




FIG. 5B




FIG. 6A

610	
611 MAIN OP	612 SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
1	0	0	PS	S*	SX		SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sst	Syt	Rnd	S*	S*	S*	0	SA	DA	abd	0	0																		
da = +/- sx*sy												Nop	0	0	0																													
da = +/- (sx*sy) + sa												Add	0	0	1																													
da = +/- (sx*sa) + sy												Add	0	1	0																													
da = +/- (sx*sy) - sa												Sub	0	1	1																													
da = +/- (sx*sa) - sy												Sub	1	0	0																													
da = min(+/- sx*sy, sa)												Min	1	0	1																													
da = min(+/- sx*sa, sy)												Min	1	1	0																													
da = max(+/- sx*sy, sa)												Max	1	1	1																													

Li

Li

Li

Li

Gx

Gx

Gx

FIG.

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
1	0	0	PS	S*	SX		SY	V/S	SA	DA	0	1	0	Add					
											1	0	0	Sub					
											1	1	0	Min					

$da = +/- (mx*sa) + my$
 $da = +/- (mx*sa) - my$
 $da = \min(+/- mx*sa, my)$

FIG. 6D

20-bit ISA

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Control II Control
Control # Control
DSP extensions/Shadow
DSP # DSP

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

DSP Instructions

Multiply	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	$ds = (sx \cdot sy) + sa$ $ds = (sx \cdot sy) + sy$ $ds = (sx \cdot sy) + sa$ $ds = (sx \cdot sy) + sy$ $ds = \min(sx \cdot sy, sa)$ $ds = \min(sx \cdot sy, sy)$ $ds = \max(sx \cdot sy, sa)$																			
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	$ds = sx + sy + sa$ $ds = sx + sy + sy$ $ds = (sx + sy) + sa$ $ds = (sx + sy) + sa$ $ds = \min(sx + sy, sa)$ $ds = \max(sx + sy, sa)$ $ds = \text{round}(sa)$																			
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	$ds = \text{ext}(sx, sy, sa)$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sa, da) + sy$																			
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	$ds = \text{ext}(sx, sy, sa)$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sx, sa) + sy$ $ds = \text{ext}(sa, da) + sy$																			

type-match
Permute
type

Control and specifier Extensions

10	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Add/Sub min/max

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Hop (add)
Min/Max
Min/Max

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Add/Sub min/max

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Type/offset/permute extensions

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Type/offset/permute extensions

Shadow DSP

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

FIG. 6 E




FIG. 7




FIG. 8
 (PRIOR ART)






FIG. 9
 (PRIOR ART)



0993104-400660



TELECOMMUNICATIONS PROCESSING
INTEGRATED VOICE ACTIVITY DETECTOR FOR INTEGRATED
CIRCUITS, Taylor & Zafar LLP
(714) 837-3800




FIG. 13




FIG. 14A

Special Notice: This document contains information that is classified as TOP SECRET. It is to be controlled, stored, handled, transmitted, and disposed of in accordance with the policies and procedures of the Department of Defense. It is to be destroyed when it is no longer needed. (U.S. Govt. Printing Office: 1984)




FIG. 14B




FIG. 14C

Zero Crossing Detector

1452

1452





FIG. 14D



Energy Discriminator




FIG. 14F

Instantaneous Energy Discriminator




FIG. 14G

TOTAL 4096560




Fig. 15

Abstract of U.S. Pat. No. 4,330,152
Communications Processing
Voice Activity Detector for Integrated
Circuitry
Copyright 1980 by AT&T Intellectual Property
All rights reserved.




FIG 16

FIG. 17




FIG. 17

Patent No. 6,038,104
Inventor: Adam S. Biskin
Attorney: Biskin, Sokoloff, Taylor & Zisman LLP
THE VOICE ACTIVITY DETECTOR FOR INTEGRATED
TELECOMMUNICATIONS PROCESSING

FIG. 18

Time (arbitrary units)

Core Processor 1
200A

Core Processor 2
200B

...

Core Processor N
200N




FIG. 18 is a block diagram of a system for detecting a core processor activity. The system includes a core processor (200) and a detector (100) for detecting activity of the core processor. The detector (100) is connected to the core processor (200) and is configured to detect activity of the core processor (200). The detector (100) is configured to detect activity of the core processor (200) by monitoring the core processor (200) for activity. The detector (100) is configured to detect activity of the core processor (200) by monitoring the core processor (200) for activity. The detector (100) is configured to detect activity of the core processor (200) by monitoring the core processor (200) for activity.